

## SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

ATTORNEY DOCKET NO.: ASC-049C1

APPLICANT(S): Fitzgerald

SERIAL NO.: 10/774,890

FILING DATE: February 9, 2004

GROUP: 2818

GROUP: 2818										
U.S. PATENT DOCUMENTS										
EXAM. INIT.	DOCUMENT NUMBER		DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE			
MK	A170	2002/0063292	05/30/2002	Armstrong et al.			-			
	A171	2002/0190284	12/19/2002	Murthy et al.			12/30/1999			
	A172	2004/0007724	01/15/2004	Murthy et al.			_07/12/2002			
	A173	2004/0014276	01/22/2004	Murthy et al.			07/16/2002			
	A174	2004/0070035	04/15/2004	Murthy et al.	-		07/23/2003			
-	A175	2004/0084735	05/06/2004	Murthy et al.			07/23/2003			
-	A176	2004/0119101	06/24/2004	Schrom et al.			12/23/2002			
	A177 2004/0142545 07/22/200		07/22/2004	Ngo et al.			01/17/2003			
	A178	2004/0173815	09/09/2004	Yeo et al.			03/04/2003			
1	A179	5,089,872	02/18/1992	Ozturk et al.						
	A180	5,242,847	09/07/1993	Ozturk et al.						
1	A181	6,228,694	05/08/2001	Doyle et al.						
<del> </del>	A182	6,235,568	05/22/2001	Murthy et al.						
	A183	6,281,532	08/28/2001	Doyle et al.	<u> </u>					
	A184	6,326,664	12/04/2001	Chau et al.						
_	A185	6,563,152	05/13/2003	Roberds et al.			12/29/2000			
	A186	6,605,498	08/12/2003	Murthy et al.			03/29/2002			
	A187	6,621,131	09/16/2003	Murthy et al.			11/01/2001			
	A188	6,657,223	12/02/2003	Wang et al.	1_		10/29/2002			
+	A189	6,703,648	03/09/2004	Xiang et al.			10/29/2002			
<del>-1/-</del>	A190	6,743,684	06/01/2004	Liu			10/11/2002			
EXAMIN	ER	MANA	14111	DATE CONSID	ered O	9/2	8/05			

FORM PTO - 1449					ATTORNEY DOCKET NO.: ASC-049C1						
SUPPLEMENTAL INFORMATION					APPLICANT(S): Fitzgerald						
DISCLOSURE STATEMENT					SERIAL N	IO.: 10/7	74,890				
					FILING D	ATE: Fe	bruary 9, 2	2004			
					GROUP:	2818					
U.S. PATENT					DOCUM	ENTS					
EXAM. INIT.	DOCUMENT DATE NAME NUMBER			CLASS SUB FILING DA CLASS APPROPRI							
			<u> </u>					-			
					NT DOCU	T	· · · · · · · · · · · · · · · · · · ·	<del></del>		T	
EXAM. INIT.	:	DOCUMENT NUMBER	DATE	COUNTR'	CLASS	SUB CLASS	FILING ABSTRACT DATE ONLY			ENGLISH LANG (Y/N)	
				,							
OTHER ART, JOURNAL ARTICLES, ETC.											
EXAM. OTHER DOCUMENTS: (Including Author, Title, Date, Relevant Pages, Place of Publication) INIT.											
MH	C102 Gannavaram, et al., "Low Temperature (≤800°C) Recessed Junction Selective Silicon-Germanium Source/Drain Technology for sub-70 nm CMOS," IEEE International Electron Device Meeting Technical Digest, (2000), pp. 137-440.									n g Technical	
	C103	Ge et al., "Process-Strained Si (PSS) CMOS Technology Featuring 3D Strain Engineering," IEEE International Electron Devices Meeting Technical Digest, (2003) pp. 73-76.									
	C104	Ghani et al., "A 90nm High Volume Manufacturing Logic Technology Featuring Novel 45nm Gate Length Strained Silicon CMOS Transistors," <u>IEEE International Electron Devices Meeting Technical Digest</u> , (2003), 11.6.1-11.6.3.									
	C105	Hamada et al., "A New Aspect of Mechanical Stress Effects in Scaled MOS Devices," <u>IEEE Transactions on Electron Devices</u> , Vol. 38, No. 4 (April 1991), pp. 895-900.									
	C106	6 Huang et al., "Isolation Process Dependence of Channel Mobility in Thin-Film SOI Devices," <u>IEEE Electron</u> Device Letters, Vol. 17, No. 6 (June 1996), pp. 291-293.									
	C107	Huang et al., "LOCOS-Induced Stress Effects on Thin-Film SOI Devices," <u>IEEE Transactions on Electron</u> <u>Devices</u> , Vol. 44, No. 4 (April 1997), pp. 646-650.									
	C108		Huang, et al., "Reduction of Source/Drain Series Resistance and Its Impact on Device Performance for PMOS Transistors with Raised Si <sub>1-x</sub> Ge <sub>x</sub> Source/Drain", <u>IEEE Electron Device Letters</u> , Vol. 21, No. 9, (Sept. 2000) pp. 448-450.								
V	C109 lida et al., "Thermal behavior of residual strain in silicon-on-insulator bonded wafer and effects on electron mobility," Solid-State Electronics, Vol. 43 (1999), pp. 1117-1120.										
EXAMIN	ER	MIK	ulu	col	DATE C	ONSIDER	ED (	¥ /2 x	9/0	25	

FORM PTO – 1449  SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT					ATTORNEY DOCKET NO.: ASC-049C1							
					APPLICANT(S): Fitzgerald SERIAL NO.: 10/774,890							
					GROUP:	2818						
			U.S.	PATEN	Γ DOCUM	ENTS		<del></del>				
EXAM. DOCUMENT DATE NAME INIT. NUMBER						NG DATE IF ROPRIATE						
<u> </u>				<del>-   -</del>						<del></del>		
	1		FOREI	GN PATI	ENT DOCU	JMENTS						
EXAM. INIT.		DOCUMENT NUMBER	DATE	COUNTR CODE	Y CLASS	SUB CLASS	FILING DATE	ABSTRAC ONLY		ENGLISH LANG (Y/N)		
			OTHER AF	<del></del>								
EXAM. INIT.	ОТН	ER DOCUMENTS	: (Including	Author, Ti	tle, Date, Rel	evant Page	es, Place of	Publication	on)			
MH	C110	Ito et al., "Mechan Design," <u>IEEE Inte</u>								nsistor		
	C111	NMOS via Mecha	nical Stress,"	IEEE Elect	ron Device Le	etters, Vol.	22, No. 12	(2001), pp	. 591-59	93.		
	C112	Ootsuka et al., "A on-a-Chip Applica 578.	on-a-Chip Applications," IEEE International Electron Devices Meeting Technical Digest, (2000), pp. 575-									
	C113		Ota et al., "Novel Locally Strained Channel Technique for High Performance 55nm CMOS," <u>IEEE</u> <u>International Electron Devices Meeting Technical Digest</u> , (2002), pp. 27-30.									
	C114	Öztürk, et al., "Advanced Si <sub>1-x</sub> Ge <sub>x</sub> Source/Drain and Contact Technologies for Sub-70 nm CMOS," <u>IEEE</u> <u>International Electron Device Meeting Technical Digest</u> , (2002), pp. 375-378.										
	C115	Öztürk, et al., "Ultra-Shallow Source/Drain Junctions for Nanoscale CMOS Using Selective Silicon-Germanium Technology," Extended Abstracts of International Workshop on Junction Technology, (2001), pp. 77-82.										
	C116	6 Öztürk, et al., "Selective Silicon-Gremanium Source/Drain Technology for Nanoscale CMOS," Mat. Res. Soc. Symp. Proc., Vol. 717, (2002), pp. C4.1.1-C4.1.12.										
	C117 Öztürk, et al., "Low Resistivity Nickel Germanosilicide Contacts to Ultra-Shallow Si <sub>1-x</sub> Ge <sub>x</sub> Source/Drain Junctions for Nanoscale CMOS," <u>IEEE International Electron Device Meeting Technical Digest</u> (2003), pp. 497-500.											
V	C118	Shimizu et al., "Lo Enhancement," IE										
EXAMI	NER	Mail	UNDA	$\mathcal{J}$	DATE C	ONSIDER	ED (	9/2	8/	05		

FORM	PTO _	1449		<del>, , , , , , , , , , , , , , , , , , , </del>	Τ,	ATTORNI	EY DOCI	KET NO.:	ASC-049	C1	
FORM PTO - 1449									-		
SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT				1	APPLICANT(S): Fitzgerald						
						SERIAL N	O.: 10/7	74,890			
						FILING D	ATE: Fe	bruary 9, 2	2004		
		·			(	GROUP: 2	2818				
			U.S.	PATEN	ТІ	OCUME	ENTS		<del> =</del>		
EXAM. INIT.		DOCUMENT NUMBER	DATE	NAM	E	·		CLASS	SUB CLASS		
			FOREIG	GN PAT	EN	T DOCU	MENTS				
EXAM. INIT.						CLASS	SUB CLASS	FILING DATE	ONLY LAN		ENGLISH LANG (Y/N)
		(	OTHER AR	T, JOUI	RN.	AL ARTI	CLES, E	ETC.			
EXAM. INIT.	ОТН	ER DOCUMENTS:	(Including	Author, T	itle,	Date, Rele	vant Page	s, Place of	Publicatio	n)	
MH	C119	Thompson <i>et al.</i> , ". 25, No. 4 (April 20			y Fe	aturing Str	ained-Silic	on," <u>IEEE</u>	Electron D	evice L	etters, Vol.
	C120	20 Thompson et al., "A 90 nm Logic Technology Featuring 50nm Strained-Silicon Channel Transistors, 7 layers of Cu Interconnects, Low k ILD, and 1um <sup>2</sup> SRAM Cell," <u>IEEE International Electron Devices Meeting Technical Digest</u> , (2002), pp. 61-64.									ors, 7 layers eeting
	C121	121 Tiwari et al., "Hole Mobility Improvement in Silicon-on-Insulator and Bulk Silicon Transistors Using Local Strain," IEEE International Electron Devices Meeting Technical Digest. (1997), pp. 939-941.									sing Local
	-C122	Uchino, et al., "A CMOS ULSIS," IE	Raised Source EE Internatio	/Drain Teo	chno	ology Using Device M	In-situ P- eeting Te	doped SiG chnical Di	e and B-do gest, (1997	ped Si f 7), pp. 4	or 0.1-μm 179-482.
,											
					•						
			_								
		4.	A								
EXAMIN	NER	May	1110	W		DATE CO	NSIDER	ED ¿	09/2	-8/	or